[1]M. Su, L. Cao, T. Lin, F. Chen, J. Li, C. Chen, et al., "Warpage simulation and experimental verification for 320？mm？×？320？mm panel level fan-out packaging based on die-first process," Microelectronics Reliability, vol. 83, pp. 29-38, 2018/04/01/ 2018.
[2]M. Su, D. Yu, Y. Liu, L. Wan, C. Song, F. Dai, et al., "Properties and electric characterizations of tetraethyl orthosilicate-based plasma enhanced chemical vapor deposition oxide film deposited at 400°C for through silicon via application," Thin Solid Films, vol. 550, pp. 259-263, 2014/01/01/ 2014.
[3]M. Su, X. Zhang, L. Wan, D. Yu, X. Jing, Z. Fang, et al., "Temperature-dependant thermal stress analysis of through-silicon-vias during manufacturing process," in 2013 14th International Conference on Electronic Packaging Technology, 2013, pp. 551-554.
[4]M. Su, C. Chen, M. Zhou, J. Li, and L. Cao, "Warpage Prediction and Lifetime Analysis for Large Size Through-silicon-via (TSV) Interposer Package," in 2018 IEEE 20th Electronics Packaging Technology Conference (EPTC), 2018, pp. 387-390.
人才队伍